Semiconductor memory device having local bit line with insulation layer formed therein | Patent Application Number 15066410

15066410
Not Appealed
Patent NumberUS 09831290 B2
Publication NumberUS 20170263681 A1
Filled DateMar 10, 2016
Priority DateMar 10, 2016
Inventor/ApplicantsKenichi Murooka
Shintaro Nakano
Tatsuya Ohguro
Shuichi Toriyama
ExaminesMILLER, JAMI VALENTINE
Art Unit2894
Technology Center2800
Assignments
Toshiba Memory Corporation
Current
Toshiba Memory CorporationToshiba
Original
Law Firm
You must be logged in to view
Login
Attorneys
Subscription-Only
View Concierge Program
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.