Gate with self-aligned ledged for enhancement mode GaN transistors | Patent Application Number 14447069
14447069
Not Appealed
Patent NumberUS 09748347 B2
Publication NumberUS 20170047414 A9
Filled DateJul 30, 2014
Priority DateApr 8, 2009
Inventor/ApplicantsJianjun Cao
Alexander Lidow
Alana Nakata
Alexander Lidow
Alana Nakata
ExaminesNIESZ, JAMIE C
Art Unit2822
Technology Center2800
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge Program![Patent Prosecution report image](/_next/image?url=https%3A%2F%2Fpatexia-data.s3.amazonaws.com%2Fconnect%2F65256ba2e3fa03282001bdac%2F280_c4899fec3f1140f6f1ec05c01211cc01.jpg&w=384&q=75)
Empower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.