Method, apparatus and system for dynamically controlling an addressing mode for a cache memory | Patent Publication Number 20150120998
US 20150120998 A1Patent NumberUS 09836400 B2
Application Number14126921
Filled DateOct 31, 2013
Priority DateOct 31, 2013
Publication DateApr 30, 2015
Original AssigneeIntel Corporation
Current AssigneeIntel Corporation
Inventor/ApplicantsZhihong Wang
Zhaojuan Bian
Wei Zhou
Kebing Wang
Zhaojuan Bian
Wei Zhou
Kebing Wang
Empower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.