Multiple-core processor supporting multiple instruction set architectures | Patent Publication Number 20080059769

US 20080059769 A1
Patent NumberUS 08028290 B2
Application Number11468547
Filled DateAug 30, 2006
Priority DateAug 30, 2006
Publication DateMar 6, 2008
Original AssigneeInternational Business Machines
Current AssigneeMicrosoft Corporation
Inventor/ApplicantsThomas J. Heller
James Walter Rymarczyk
Michael Ignatowski
Thomas J. Heller, Jr.
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.