Methods and system for improving integrated circuit layout | Patent Number 07448012

US 07448012 B1
Application Number10907814
Publication Number-
Pendency3 years, 6 months, 24 days
Filled DateApr 15, 2005
Priority DateApr 21, 2004
Publication Date-
Expiration DateApr 21, 2024
Inventor/ApplicantsQi-De Qian
ExaminesLEVIN, NAUM B
Art Unit2825
Technology Center2800
Assignments
Iym Technologies Llc
Current
Law Firm
You must be logged in to view
Login
Attorneys
Subscription-Only
View Concierge Program
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.