Guard period configuration between subband full duplex and half duplex symbols and slots | Patent Publication Number 20240072989 | Patexia