Lifetime mixed level non-volatile memory system | Patent Publication Number 20240071485
US 20240071485 A1Publication DateFeb 29, 2024
Original AssigneeVervain Llc
Current AssigneeVervain Llc
Inventor/ApplicantsG. R. Mohan Rao
G.R. Mohan Rao
G.R. Mohan Rao
Empower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.