SECURE AND CONFIGURABLE TEST INTERACE FOR AN INTELLECTUAL PROPERTY (IP) BLOCK IN A SYSTEM ON A CHIP (SOC) | Patent Publication Number 20220082620 | Patexia