Semiconductor memory device in which bit line pre-charging, which is based on result of verify operation, is initiated prior to completion of the verify operation | Patent Publication Number 20180068738 | Patexia