Method and system for visual implementation of layout structures for an integrated circuit | Patent Publication Number 20090172626 | Patexia