BACKGROUND OF THE INVENTION

This invention relates to voltage regulators. In particular, this invention relates to switch-mode voltage regulators.

Switch-mode regulators, or switching regulators as they are commonly known, are typically used as voltage regulators because they exhibit higher efficiency than an equivalent linear regulator circuit at heavy loads. A typical switching regulator operates by repeatedly turning a power switch fully on and then fully off, generating a pulse-width modulated signal that is averaged to the final voltage with an inductor.

For simplicity, the present invention is particularly described in a step-down converter embodiment. Nevertheless, the invention is not limited to this particular embodiment and, in fact, may be implemented on any suitable switching regulator. The basic invention, as well as alternative implementations of the invention, will be discussed in more detail below.

FIG. 1 shows a basic, conventional switching regulator system 100. FIG. 1 includes an oscillated clock 102 of a pulse-width modulated (PWM) system, an inverter 104, a flip-flop 106, a switch 108, an inductor 110, a current source 112, an output capacitor 114, a resistor divider 116 and 118, a voltage feedback amplifier 120 (or any suitable amplifier), a feedback capacitor 122, and a current comparator 124 (or any other suitable comparator). It should be noted that inverter 104 preferably causes the PWM switch to turn ON coincident with the end of the ON cycle of clock 102. At least in this respect, the clock and the PWM switch are preferably out of phase with one another.

In general, a switching regulator generates an output voltage proportional to the input voltage, with the proportionality set by the duty cycle of the pulse width signal at the power switch. Accordingly, the switch duty cycle (the percentage of the total switching cycle that the power switch is ON) of a PWM step-down voltage regulator is determined by:

d=VOUT/VIN wherein:

d is duty cycle;

VOUT is the regulator output voltage; and

VIN is the regulator input voltage.

As the input voltage of the power supply system becomes smallerâ€”e.g., when a battery's voltage drops as a result of usage of the batteryâ€”, the switching regulator is forced to operate at a very high clock cycle rate to maintain a substantially constant VOUT. As the clock cycle rate increases, and, consequently, the clock cycle time decreases, it becomes difficult to achieve a very high and/or a very low switch-ON duty cycle as operating conditions may at times require.

FIG. 2A and 2B show clock-oscillated signals generated by the clock 102 of PWM system 100 shown in FIG. 1.

FIG. 3 shows a conventional clock oscillator 300 of the PWM system shown in FIG. 1. Clock oscillator includes a charging current source 302, an oscillating capacitor 304, a first comparator 306, a switch 308, a discharging current sink 310, and a second comparator 312. Also indicated are Vramp and VN (which is compared to Vramp using comparator 306 for opening and closing switch 308).

The most common method of generating constant repeating switching clock cycles for the clock oscillator 300 of the PWM system is by charging oscillator capacitor 304 with a current using charging source 302 until the capacitor voltage is charged up to the preset level VTH (Voltage Threshold High) and resetting the oscillator to VTL (Voltage Threshold Low) after the capacitor reaches VTH.

The clock cycle time T=T1+T2 as shown in FIG. 2B may be obtained using the following equations: $\begin{matrix} T â ¢ â€ƒ â ¢ 1 = \frac{Cosc}{(Icharge) Ã— (VTH)} \\ T â ¢ â€ƒ â ¢ 2 = \frac{Cosc}{(Idischarge) Ã— (VTH)} \end{matrix}$

Cosc is the capacitance of the oscillator;

Icharge is the charge current;

Idischarge is the discharging current;

VTH is the Voltage Thresholdâ€”High; and

VTL is the Voltage Thresholdâ€”Low.

Preferably, this oscillator reset process takes a fraction of the total clock cycle time.

In a basic PWM regulator, the switching cycle of the PWM switch 108 begins when switch 308 turns ON at the beginning of T1 (see FIGS. 2A, 2B and 3). The switch-ON duration is determined by the duty cycle which is a function of VIN and VOUT of PWM switching regulator 300, as described above. The switch-ON duration may end at any time during T1. If switch 108 has not been switched OFF by the beginning of T2 and switch 308 is not allowed to turn ON longer than one clock cycle (no cycle skipping) then, switch 308 is typically forced to turn OFF at the beginning of T2 when the oscillator resets.

As the switching frequency increases, each clock cycle becomes so short that it is critical to keep T2 as short as practically possible for high maximum switch duty cycle. In practice, T2 is usually determined by the power transistor switch 108 (see FIG. 1) turn-OFF/ON time.

Typical maximum duty cycle with no cycle skipping ranges from 90% to 95%. When the VIN/VOUT condition of the PWM regulator requires a duty cycle that is higher than the oscillator maximum duty cycle can provide, the output loses regulation. This condition may occur, for example, when a step down converter has a VIN (Input Voltage) that is very close to VOUT (Output Voltage).

In order not to lose output regulation when a higher duty cycle is required, the most common prior art approach is to skip cycles by not turning OFF switch 308 at T2. This method extends the switch-ON time of the PWM longer.

An example of cycle skipping is as follows: a 10 microsecond clock cycle time with OFF time T2 of 1 microsecond and maximum ON time T1 of 9 microsecond gives maximum duty cycle of 90%. If the regulator operation requires a 91% duty cycle, then it follows there will be one non-reset cycle with 10 microseconds ON time for every 9 reset cycles at T2 with 9 microseconds ON time each. This one cycle skip in every 10 cycles on the average has duty cycle of 91%.

One problem with this approach is that it often generates troublesome audible noise because of a low frequency modulation phenomenon associated with the cycle skipping.

Another prior art method uses an open loop comparator approach. The system remains in the oscillator-based constant frequency PWM mode until the OFF time reaches the preset level. To extend the duty cycle, the system then switches to the fixed off time variable frequency mode with no oscillator involved. The disadvantage of this is that a frequency hysteresis is needed to switch back to the other mode when the duty cycle reduces and the abrupt mode change sometimes cause system frequency instability.

It would be desirable to increase the duty cycle of the clock oscillator of a PWM system operating in a voltage regulator without skipping cycles and without abrupt mode changes.

SUMMARY OF THE INVENTION

It is an object of the invention to increase the duty cycle of the clock oscillator of a PWM system operating in a voltage regulator without skipping cycles and without abrupt mode changes.

A method for increasing duty cycle in a pulse-width-modulated voltage regulator is provided. The pulse-width-modulated voltage regulator preferably includes a clock oscillator. The clock oscillator has a capacitor. The oscillator provides a clock signal.

In one embodiment, the method includes using a charging current to charge the capacitor for a charging period of time, using a discharging current to discharge the capacitor for a discharging period of time, and, when desired, extending the charging period of time by diverting a portion of the charging current.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other advantages of the invention will be apparent upon consideration of the following detailed description, taken in conjunction with the accompanying drawings, in which like reference characters refer to like parts throughout, and in which:

FIG. 1 shows a conventional switching regulator system 100;

FIGS. 2A and 2B show clock-oscillated signals;

FIG. 3 shows a conventional clock oscillator of the PWM system shown in FIG. 1;

FIG. 4 a schematic diagram of one embodiment of a clock oscillator system according to the invention;

FIG. 5 a schematic diagram of a switching regulator system according to the invention;

FIG. 6 is a schematic diagram of an amplifier circuit according to the invention;

FIG. 7 a schematic diagram of another switching regulator system according to the invention; and

FIG. 8 yet another schematic diagram of a switching regulator system according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

The preferred embodiment of the invention preferably provides systems and methods for operating the switch at a duty cycle of higher than 90% (or some other suitable, preferably predetermined, duty cycle ratio). The preferred embodiment of the invention can obtain these higher duty cycles in a voltage regulator similar to the exemplary regulator shown in FIG. 1 without cycle skipping. In order to accomplish this, the circuit according to the invention preferably resets every switching cycle, as will be described, and incorporates an analog feedback loop within the clock oscillator system of the PWM system to extend duty cycle time by keeping switch-OFF time constant while increasing switch-ON time.

The circuit sets a reference time of a duration T3, which is preferably slightly longer than T2 and compares the PWM switch OFF time, Toff, with T3. As the VIN/VOUT condition requires a duty cycle higher than 90%, the clock oscillator PWM switch turns ON until it is forced to turn OFF during T2 which is shorter than the reference T3. When the actual OFF time is preferably less than T3, an analog feedback loop closes as follows.

The analog feedback loop preferably includes a high-gain negative feedback amplifier that forces the switch OFF time, Toff, of the PWM switch to be the same time duration as the reference T3 by reducing the oscillator charging current Icharge. This extends the total time of the duty cycle. In response to the switch-OFF time being fixed at T3, the invention preferably adjusts the clock cycle time by increasing the T1 of the clock cycle. This allows for an increase in the PWM switch ON time which can then provide the required duty cycle.

FIG. 4-8 show the invention in detail. FIG. 4 shows a schematic diagram of one embodiment of a clock oscillator system 400 including an oscillator circuit 401 and loop amplifier circuit 402 according to the invention. Oscillator circuit 401 corresponds to oscillator 300 shown in FIG. 3. Amplifier 401 preferably includes switches 414 and 416, which switch ON (close) and switch OFF (open) in response to signals received from Vclock and Toff (PWM switch OFF time), respectively, amplifier capacitor 418, current sources 420 and 422, transistor 424, and resistor 426. Resistor 426 preferably adjusts the amount of current that transistor 424 conducts.

In operation, amplifier 402 of the circuit according to the invention is implemented as a charge pump charging amplifier capacitor 418 which serves as the loop filter for loop response speed control by amplifier 402 of oscillator circuit 400. During switch 414 ON time, Iup (from current source 420) flows into amplifier capacitor 418 to charge amplifier capacitor 418. During switch 416 ON time, Idown flows out of amplifier capacitor 418 to discharge amplifier capacitor 418.

The Up charge=(Iup)Ã—(switch 414 ON time)

The Down charge=(Idown)Ã—(switch 416 ON time)

Vx (voltage potential associated with amplifier capacitor 418) rises preferably only when the up charge is higher than the down charge. And when Vx rises to above transistor 424 turn-ON threshold, transistor 424 then starts conducting and takes the oscillator capacitor charging current Icharge (provided by source 402) away from oscillator capacitor 404. This extends the clock cycle ON time, Tb 1. The clock cycle ON time extension is illustrated in greater detail in the following example.

The following is one example of how amplifier 401 extends clock cycle ON time, and, thereby, can increase the effective duty cycle without cycle skipping:

Let Idown=10 uA and Iup=13 uA.

Switch 414 is controlled by Vclock as shown coming out from comparator 412. In this particular embodiment Vclock provides a T1 period and a constant T2 of 1 microsecond.

Switch 416 is controlled by the PWM system switch OFF time Toff.

Vx remains low when Toff is longer then 1.3 microsecond. This condition corresponds to an 87% duty cycle or lower in a 10 microsecond total clock cycle.

When the system requires duty cycle higher than 87%, Toff will be pushed shorter than 1.3 microseconds. Under this condition the Up charge is more than the Down charge and Vx will rise to turn transistor 424 ON and the loop closes to take Icharge, which charges oscillator capacitor 404, away from oscillator circuit 401.

When Icharge is diverted into amplifier 402, the clock cycle ON time, T1, is extended to satisfy the longer duty cycle required by the PWM system and the Toff is forced back up to 1.3 microseconds by the negative feedback amplifier. It should be noted that the clock cycle ON time, T1, is extended without extending the clock cycle OFF time, T2, thereby effectively allowing the PWM to have a higher duty cycle. When this analog feedback amplifier loops around the pulse-width-modulated system, the pulse-width-modulated system automatically adjusts the amount of the cycle extension time.

By extending the cycle time this way, a very high PWM duty cycle can be achieved with no low frequency intermodulation associated with the cycle skipping prior art approach. Furthermore, with this analog feedback loop approach the duty cycle extension process is smooth, and also transparent to the PWM loop because only the oscillator cycle time is changed.

Furthermore, this analog-feedback-loop-controlled approach is preferably always oscillator-controlled switching with no abrupt or sudden mode change as in the case of one of the prior art approaches.

The invention circuit can also be modified to fix the PWM switch-ON time while extending the duty cycle time. This approach preferably achieves a fixed frequency (no cycle skipping) very low duty cycle PWM operation to avoid similar cycle-skipping audible noiseâ€”e.g., when cycles are skipped and the voltage regulator does not turn ON such as in light output load conditions.

FIG. 5 shows a schematic diagram of a switching regulator system 500 that incorporates the circuit according to the invention for at least the purpose of extending the ON duty cycle of the PWM. It should be noted that the circuit shown in FIG. 5 may preferably implements oscillator circuit 401 and the amplifier 401 of FIG. 4 in a voltage regulator such as the conventional regulator 100 shown in FIG. 1. Therefore, elements 504, 506, 508, 510, 512, 514, 516, 518, 520, 522, and 524 are similar to the corresponding elements in FIG. 1. It should be noted as well that Toff is derived from the inverse of the PWM switch ON signal.

FIG. 6 is a schematic diagram of an amplifier circuit 602 according to the invention that is used for duty cycle reduction. In this particular embodiment, each of the elements 601, 602, 603, 604, 608, 610, 612, 614, 616, 618, 620, 622, 624, and 626 all preferably correspond to the similar elements shown in FIG. 4. Nevertheless, duty cycle reduction is preferably obtained by comparing Vclock with the PWM switch-ON time at switches 614 and 616, respectively, instead of PWM switch-OFF time. In this embodiment, amplifier 602 preferably maintains the PWM switch-ON time (instead of the switch-OFF time) at 1.3 microseconds (or other suitable time period). By limiting PWM switch-ON time in this fashion, the duty cycle is reduced and can be maintained at a relatively low level.

FIG. 7 shows a schematic diagram of a switching regulator system 700 that incorporates the invention circuit to achieve lower duty cycle (reduce the ON duty cycle of the PWM regulator). Switching regulator system 700 incorporates oscillator 600 and amplifier 601 according to the invention in a way that limits the ON duty cycle of the PWM. It should be noted that the circuit shown in FIG. 7 preferably combines the conventional regulator shown in FIG. 1 with the clock oscillator 600 and the amplifier 601 of FIG. 6.

The circuit in FIG. 7 operates as follows:

Let Idown=10 uA and Iup=13 uA.

Switch 614 is controlled by Vclock as shown coming out from comparator 612 (shown in FIG. 6). In this particular embodiment Vclock provides a T1 period and a constant T2 of 1 microsecond.

Switch 616 is controlled by the PWM system switch ON time Ton.

Vx remains low when Ton is longer then 1.3 microsecond. This condition corresponds to any duty cycle except a relatively small duty cycle.

When the system requires such a relatively low duty cycle, Ton will be pushed shorter than 1.3 microseconds. Under this condition the Up charge is more than the Down charge and Vx will rise to turn transistor 624 ON and the loop closes to take Icharge, which charges oscillator capacitor 604 (not shown in FIG. 7), away from oscillator circuit 600.

When Icharge is diverted into amplifier 601, the clock cycle ON time, T1, is extended. By extending the clock cycle ON time, which extends the total clock cycle time, while maintaining the PWM only requests a short switch ON time, the duty cycle is effectively reduced.

FIG. 8 is a schematic diagram of a clock oscillator system 800 for both duty cycle extension and reduction. The circuit includes clock oscillator 801 and amplifier 802. Elements 801, 802, 804, 806, 808, 810, 812, 814, 818, 820, 824 and 826 are essentially the same as the corresponding elements shown in FIGS. 4 and 6. The additional functionality of FIG. 8 is added by additional logic and an additional switch 817. Additional logic includes AND gates 824 and 826 as well as inverters 828 and 830.

The additional circuitry in FIG. 8 operates as follows. Switch 816 is preferably controlled by the PWM switch ON time Ton and switch 817 is preferably controlled by the PWM switch OFF time Toff (through inverter 828). When the duty cycle is higher than 50%, AND gate 826 allows switch 817 to turn ON and AND gate 824 disables switch 816 for duty cycle extension. Duty cycle extension is obtained because the operation of amplifier 801 is balanced using the switch OFF time of the PWM switch (not shown) similar to the circuit shown in FIG. 5.

On the other hand when the duty cycle is less than 50% (or any other suitable duty cycle), AND gate 826 disables switch 817 and AND gate 824 turns switch 816. Duty cycle reduction is obtained because the operation of amplifier 802 is balanced using the switch ON time of the PWM switch (not shown) similar to the circuit shown in FIG. 7.

It will be understood, therefore, that the foregoing is only illustrative of the principles of the invention, and that various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention, and the present invention is limited only by the claims that follow.