Process and apparatus for estimating circuit delay | Patent Publication Number 20070050160 | Patexia