Method, system and device for a processor to access devices of different speeds using a standard memory bus | Patent Publication Number 20040236892 | Patexia