Integrated circuit and method for buffering to optimize burst length in networks on chips | Patent Number 08086800

US 08086800 B2
Application Number11569083
Publication NumberUS 20070226407 A1
Pendency6 years, 7 months, 19 days
Filled DateMay 13, 2005
Priority DateMay 13, 2005
Publication DateSep 27, 2007
Expiration DateMay 12, 2025
Inventor/ApplicantsKees Gerard Willem Goossens
Andrei Radulescu
ExaminesALSIP, MICHAEL
Art Unit2186
Technology Center2100
Law Firm
You must be logged in to view
Login
Attorneys
Subscription-Only
View Concierge Program
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.