Integrated circuit with dielectric layer having selectively implanted stress-setting dopants | Patent Application Number 18475419 | Patexia