SYSTEM AND METHOD FOR EMPLOYING SIGNOFF-QUALITY TIMING ANALYSIS INFORMATION CONCURRENTLY IN MULTIPLE SCENARIOS TO REDUCE TOTAL POWER WITHIN A CIRCUIT DESIGN | Patent Application Number 14221355
14221355
Not Appealed
Inventor/Applicants
ExaminesLIN, SUN J
Art Unit2851
Technology Center2800
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.