Huyen D Le

Array ( [id] => 975225 [patent_doc_number] => 06933033 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-23 [patent_title] => 'Scribed interleaf separator wafer packaging' [patent_app_type] => utility [patent_app_number] => 10/919640 [patent_app_country] => US [patent_app_date] => 2004-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 608 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/933/06933033.pdf [firstpage_image] =>[orig_patent_app_number] => 10919640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 979376 [patent_doc_number] => 06930382 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-16 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/875190 [patent_app_country] => US [patent_app_date] => 2004-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 34 [patent_no_of_words] => 7152 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/930/06930382.pdf [firstpage_image] =>[orig_patent_app_number] => 10875190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 788138 [patent_doc_number] => 06987070 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-17 [patent_title] => 'Method for forming low-k dielectric layer of semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/874928 [patent_app_country] => US [patent_app_date] => 2004-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1563 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/987/06987070.pdf [firstpage_image] =>[orig_patent_app_number] => 10874928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1047316 [patent_doc_number] => 06864540 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-08 [patent_title] => 'High performance FET with elevated source/drain region' [patent_app_type] => utility [patent_app_number] => 10/851530 [patent_app_country] => US [patent_app_date] => 2004-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 2763 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/864/06864540.pdf [firstpage_image] =>[orig_patent_app_number] => 10851530 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1034479 [patent_doc_number] => 06875688 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-05 [patent_title] => 'Method for reactive ion etch processing of a dual damascene structure' [patent_app_type] => utility [patent_app_number] => 10/709630 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1763 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/875/06875688.pdf [firstpage_image] =>[orig_patent_app_number] => 10709630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 946570 [patent_doc_number] => 06964902 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-15 [patent_title] => 'Method for removing nanoclusters from selected regions' [patent_app_type] => utility [patent_app_number] => 10/787510 [patent_app_country] => US [patent_app_date] => 2004-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 21 [patent_no_of_words] => 4614 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/964/06964902.pdf [firstpage_image] =>[orig_patent_app_number] => 10787510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7465544 [patent_doc_number] => 20040166656 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-26 [patent_title] => 'METHOD OF FABRICATING SEMICONDUCTOR DEVICE' [patent_app_type] => new [patent_app_number] => 10/785103 [patent_app_country] => US [patent_app_date] => 2004-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9392 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0166/20040166656.pdf [firstpage_image] =>[orig_patent_app_number] => 10785103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7413074 [patent_doc_number] => 20040228068 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'Capacitor and memory structure and method' [patent_app_type] => new [patent_app_number] => 10/785505 [patent_app_country] => US [patent_app_date] => 2004-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2493 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20040228068.pdf [firstpage_image] =>[orig_patent_app_number] => 10785505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7677535 [patent_doc_number] => 20040152291 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-05 [patent_title] => 'Semiconductor devices and methods for fabricating the same' [patent_app_type] => new [patent_app_number] => 10/757820 [patent_app_country] => US [patent_app_date] => 2004-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2399 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20040152291.pdf [firstpage_image] =>[orig_patent_app_number] => 10757820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6981135 [patent_doc_number] => 20050151203 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-14 [patent_title] => 'Temporary self-aligned stop layer is applied on silicon sidewall' [patent_app_type] => utility [patent_app_number] => 10/754833 [patent_app_country] => US [patent_app_date] => 2004-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6260 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0151/20050151203.pdf [firstpage_image] =>[orig_patent_app_number] => 10754833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 956205 [patent_doc_number] => 06955955 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-10-18 [patent_title] => 'STI liner for SOI structure' [patent_app_type] => utility [patent_app_number] => 10/747494 [patent_app_country] => US [patent_app_date] => 2003-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 3766 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/955/06955955.pdf [firstpage_image] =>[orig_patent_app_number] => 10747494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7428922 [patent_doc_number] => 20040266032 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Method for fabricating ferroelectric random access memory device with merged-top electrode-plateline capacitor' [patent_app_type] => new [patent_app_number] => 10/741670 [patent_app_country] => US [patent_app_date] => 2003-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2554 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0266/20040266032.pdf [firstpage_image] =>[orig_patent_app_number] => 10741670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 979496 [patent_doc_number] => 06930502 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-16 [patent_title] => 'Method using conductive atomic force microscopy to measure contact leakage current' [patent_app_type] => utility [patent_app_number] => 10/734020 [patent_app_country] => US [patent_app_date] => 2003-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2066 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/930/06930502.pdf [firstpage_image] =>[orig_patent_app_number] => 10734020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7466652 [patent_doc_number] => 20040101984 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-27 [patent_title] => 'Method for performing an alignment measurement of two patterns in different layers on a semiconductor wafer' [patent_app_type] => new [patent_app_number] => 10/713690 [patent_app_country] => US [patent_app_date] => 2003-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3433 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20040101984.pdf [firstpage_image] =>[orig_patent_app_number] => 10713690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1040546 [patent_doc_number] => 06869844 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-22 [patent_title] => 'Method and structure for protecting NROM devices from induced charge damage during device fabrication' [patent_app_type] => utility [patent_app_number] => 10/701780 [patent_app_country] => US [patent_app_date] => 2003-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2165 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/869/06869844.pdf [firstpage_image] =>[orig_patent_app_number] => 10701780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7365286 [patent_doc_number] => 20040092101 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-13 [patent_title] => 'Cu film deposition equipment of semiconductor device' [patent_app_type] => new [patent_app_number] => 10/697320 [patent_app_country] => US [patent_app_date] => 2003-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6974 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 319 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20040092101.pdf [firstpage_image] =>[orig_patent_app_number] => 10697320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 963644 [patent_doc_number] => 06949456 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-27 [patent_title] => 'Method for manufacturing semiconductor device having porous structure with air-gaps' [patent_app_type] => utility [patent_app_number] => 10/693200 [patent_app_country] => US [patent_app_date] => 2003-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 4916 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/949/06949456.pdf [firstpage_image] =>[orig_patent_app_number] => 10693200 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1005328 [patent_doc_number] => 06905922 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-14 [patent_title] => 'Dual fully-silicided gate MOSFETs' [patent_app_type] => utility [patent_app_number] => 10/678710 [patent_app_country] => US [patent_app_date] => 2003-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 5969 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/905/06905922.pdf [firstpage_image] =>[orig_patent_app_number] => 10678710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7278757 [patent_doc_number] => 20040061134 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-01 [patent_title] => 'Semiconductor substrate with defects reduced or removed and method of manufacturing the same, and semiconductor device capable of bidirectionally retaining breakdown voltage and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/670331 [patent_app_country] => US [patent_app_date] => 2003-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 8512 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20040061134.pdf [firstpage_image] =>[orig_patent_app_number] => 10670331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1126505 [patent_doc_number] => 06790720 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-14 [patent_title] => 'Method for fabricating a MOSFET and reducing line width of gate structure' [patent_app_type] => B1 [patent_app_number] => 10/605360 [patent_app_country] => US [patent_app_date] => 2003-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2202 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/790/06790720.pdf [firstpage_image] =>[orig_patent_app_number] => 10605360 [rel_patent_id] =>[rel_patent_doc_number] =>)